

IN THE CLAIMS:

Please enter the following claim set:

1-12. (canceled)

13. (previously amended)

A semiconductor device comprising:

tunnel insulating films, floating gates, dielectric films and control gates, all of which are laminated on first and second cell areas on a semiconductor substrate;

sources and drains formed in the first and second cell areas at positions in contact with a common plane defined by a surface of the semiconductor substrate;

a groove in the semiconductor substrate at a position between the first and second cell areas; and

a connecting area extending under the groove within the semiconductor substrate, the connecting area-being-capable of electrically connecting one of the source and drain of the first cell area with one of the source and drain of the second cell area, wherein the connecting area has an electric resistance which is lower than any one of the sources and drains of the first and second cell areas.

14. (canceled)

15. (withdrawn)

16. (previously amended)

The semiconductor device according to claim 13, wherein ^{on}the impurity concentration of the connecting area is higher than the impurity concentrations of all the sources and drains of the first and second cell areas.

17-19 (withdrawn)

20-29. (canceled)

30. (currently amended) A semiconductor device comprising:

a semiconductor substrate including first and second memory cell areas;

the first memory cell area including a first horizontal field effect transistor comprising a first tunnel insulating film in contact with the semiconductor substrate, a first floating gate in contact with the first tunnel insulating film, a first dielectric layer in contact with the floating gate, a first control gate in contact with the first dielectric layer, and first source/drain regions extending into the semiconductor substrate;

the second memory cell area including a second horizontal field effect transistor comprising a second tunnel insulating film in contact with the semiconductor substrate, a second floating gate in contact with the second tunnel insulating film, a second dielectric layer in contact with the second floating gate, a second control gate in contact with the second dielectric layer, and second source/drain regions extending into the semiconductor substrate;

the first source/drain regions and the second source/drain regions each including an upper surface that extends along a common plane;

a groove located in the semiconductor substrate at a position between the first and second memory cell areas; and

a connecting area capable of electrically connecting one of the first source/drain regions with one of the second source/drain regions, wherein the connecting area has an electric resistance which is lower than any of the first and second source/drain regions, wherein the connecting area extends under the groove in the semiconductor substrate.

31. (canceled)

32. (currently amended) The semiconductor device according to claim ~~31~~ 30, wherein no portion of the first and second floating gates, no portion of the first and second dielectric layers, and no portion of the first and second control gates ~~are~~ is positioned within the groove.

33. (currently amended) A semiconductor device comprising:

a semiconductor substrate including first and second memory cell areas;

the first memory cell area including a first field effect transistor comprising a first tunnel insulating film in contact with the semiconductor substrate, a first floating gate in contact with the first tunnel insulating film, a first dielectric layer in contact with the first floating gate, a first control gate in contact with the first dielectric layer, and first source/drain regions extending into the semiconductor substrate;

the second memory cell area including a second field effect transistor comprising a second tunnel insulating film in contact with the semiconductor substrate, a second floating gate in contact with the second tunnel insulating film, a second dielectric layer in contact with the second floating gate, a second control gate in contact with the second dielectric layer, and second source/drain regions extending into the semiconductor substrate;

13 a connecting area capable of electrically connecting one of the first source/drain regions
with one of the second source/drain regions, wherein the connecting area has an electric
resistance which is lower than that of the first source/drain regions and lower than that of the
16 second source/drain regions, and wherein ^{an}the impurity concentration of the connecting area is
17 higher than ~~the~~ impurity concentrations of the first source/drain regions and higher than ~~the~~
impurity concentrations of the second source/drain regions; and

a groove in the semiconductor substrate above at least a portion of the connecting area,
wherein no portion of the first and second floating gates is positioned within the groove.

34. (currently amended) The semiconductor device according to claim 13, wherein
the groove has a depth, and at least part of the connecting area has an impurity depth that is offset
from that of ~~that of~~ the adjacent source/drain regions ~~areas~~ by the depth of the groove.

35. (currently amended) A semiconductor device comprising:

first and second field effect transistors spaced apart from each other, each having
source/drain regions in a semiconductor substrate;

a groove extending into ~~in~~ the semiconductor substrate at a position between the first and
second field effect transistors; and

a conducting region connecting a source/drain of the first field effect transistor to a source/drain of the second field effect transistor, the conducting region being positioned below the groove and the conducting region having a lower resistance than at least one of the source/drain regions.

36. (previously added) A semiconductor device according to claim 35, wherein the conducting region has a lower resistance than any of the source/drain regions.

37. (currently amended) A semiconductor device according to claim 36, wherein the groove has a depth, and at least part of the connecting area has an impurity depth that is offset from that of ~~that of~~ the adjacent source/drain regions ~~areas~~ by the depth of the groove.

38. (previously added) A semiconductor device according to claim 35, further comprising an insulating material in contact with the semiconductor substrate in the groove.

39. (previously added) A semiconductor device comprising:
 first and second memory cell means for storing data, the first and second memory cell means including source/drain regions formed in a semiconductor substrate;
 a groove extending into the semiconductor substrate at a position between the first and second memory cell means; and
 connecting means positioned under the groove for electrically connecting the first and second memory cell means, the connecting means having a resistance lower than that of the source/drain regions.

40. (new) A semiconductor device according to claim 36, further comprising an interlayer dielectric layer on the first and second field effect transistors, wherein the interlayer dielectric layer on the first and second field effect transistors also extends into the trench. 112

41. (new) A semiconductor device according to claim 36, wherein the groove comprises an etched groove having sidewalls and a lower surface.

42. (new) A semiconductor device according to claim 36, wherein the groove includes sidewalls and a lower surface, wherein the sidewalls are orthogonal to the lower surface.

43. (new) A semiconductor device according to claim 35, further comprising at least an insulating film above the source/drain regions, wherein at least a portion of ends of the conducting region is in direct contact with the insulating film.

44. (new) A semiconductor device comprising:
 tunnel insulating films, floating gates, dielectric films and control gates, all of which are laminated on first and second cell areas on a semiconductor substrate;
 sources and drains formed in the first and second cell areas at positions in contact with a common plane defined by a surface of the semiconductor substrate;
 a groove in the semiconductor substrate at a position between the first and second cell areas; and
 an impurity area extending under the groove within the semiconductor substrate, the impurity area being capable of electrically connecting one of the source and drain of the first cell area with one of the source and drain of the second cell area, wherein the impurity area has an electric resistance which is lower than any one of the sources and drains of the first and second cell areas; and
 wherein at least a portion of ends of the impurity area are in contact with the tunneling insulating films.

45. (new) A semiconductor device according to claim 44, further comprising an interlayer dielectric layer on the control gates on the first and second cell areas, wherein the interlayer dielectric layer on the control gates also extends into the groove.

46. (new) A semiconductor device according to claim 44, wherein the groove comprises an etched groove having sidewalls and a lower surface.

47. (new) A semiconductor device according to claim 44, wherein the groove includes sidewalls and a lower surface, wherein the sidewalls are orthogonal to the lower surface.

48. (new) A semiconductor device comprising:

a semiconductor substrate including first and second memory cell areas;

the first memory cell area including a first field effect transistor comprising a first tunnel insulating film in contact with the semiconductor substrate, a first floating gate in contact with the first tunnel insulating film, a first dielectric layer in contact with the first floating gate, a first control gate in contact with the first dielectric layer, and first source/drain regions extending into the semiconductor substrate;

the second memory cell area including a second field effect transistor comprising a second tunnel insulating film in contact with the semiconductor substrate, a second floating gate in contact with the second tunnel insulating film, a second dielectric layer in contact with the second floating gate, a second control gate in contact with the second dielectric layer, and second source/drain regions extending into the semiconductor substrate;

the first source/drain regions and the second source/drain regions each including an upper surface that extends along a common plane;

a groove located in the semiconductor substrate at a position between the first and second memory cell areas;

an impurity area capable of electrically connecting one of the first source/drain regions with one of the second source/drain regions, wherein the impurity area has an electric resistance which is lower than that of the first source/drain regions and lower than that of the second source/drain regions, wherein the impurity area extends under the groove in the semiconductor substrate, wherein the impurity area also includes first and second end regions that extend adjacent to sides of the grooves; and

wherein the first end region is in contact with the first tunneling insulating film and the second end region is in contact with the second tunnel insulating film.

49. (new) A semiconductor device according to claim 36, further comprising an interlayer dielectric layer on the first and second field effect transistors, wherein the interlayer dielectric layer on the first and second field effect transistors also extends into the groove.

50. (new) A semiconductor device according to claim 48, wherein the groove comprises an etched groove having sidewalls and a lower surface.

51. (new) A semiconductor device according to claim 48, wherein the groove includes sidewalls and a lower surface, wherein the sidewalls are orthogonal to the lower surface.

52. (new) A semiconductor device according to claim 33, further comprising an interlayer dielectric layer on the first and second field effect transistors, wherein the interlayer dielectric layer on the first and second field effect transistors also extends into the groove.

53. (new) A semiconductor device according to claim 33, wherein the groove comprises an etched groove having sidewalls and a lower surface.

54. (new) A semiconductor device according to claim 33, wherein the groove includes sidewalls and a lower surface, wherein the sidewalls are orthogonal to the lower surface.
